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A Compact Charge Ratio Expression for the Emitter 
Delay of Polysilicon Emitter Bipolar Transistors 
Luis M. Castaiier, Sonia Sureda, Daniel BardCs, and Ram6n Alcubilla 
A b s t r a c t 4  compact solution for the ratio of the excess minority carrier 
charge stored into the polysilicon to the charge stored in the single crystal 
part of the emitter of a polysilicon emitter bipolar transistor is derived. 
The solution is based on an existing comprehensive model which takes 
into account the interfacial oxide and an arbitrary number of grains in 
the polysilicon layer. The emitter charge partition in polysilicon and single 
crystal emitter components is summarized in contour plots for constant 
values of the ratio. 
I. INTRODUCTION 
The large f.1 values recently achieved by polysilicon emitter 
bipolar transistors [ I ] ,  have come about because of the lateral and 
vertical dimension reduction along with new isolation techniques. 
The forward delay time components arising from emitter and base 
layers become the more significant the more the capacitance terms 
are reduced. The base component can be reduced by downscaling 
the base-collector junction depth, whereas the emitter component 
reduction strongly depends on the feasibility of further reduction of 
the emitter-base junction depth without compromising the ideality 
factor of the Gummel plots, and on the morphology of the interface 
polysilicon-single crystal silicon. 
This brief paper presents a compact analytical expression for the 
ratio of the minority camer charges stored in the single crystal emitter 
region and in the polysilicon emitter region extending existing models 
P I .  
INT. 
METAL POLYSILICON GRAINS OX!DE 
i = i  2 3 4 56 
Fig. 1 .  Geometry used in the model. 
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11. MODEL 
In an earlier work, the ratio between the minority carrier charge 
stored into the polysilicon to the charge stored in the single crystal 
part of the emitter was used to calculate the contribution of the 
polysilicon layer to the total emitter transit time [3]. A simple 
expression for the charge ratio was derived there assuming that there 
was not an interfacial oxide layer and the polysilicon was modelled 
by a box containing a single grain. Such model was not linked to 
more comprehensive polysilicon emitter contact model. 
In this work, a more elaborate solution for the charge ratio between 
the two parts of the emitter is presented. A geometry, such as depicted 
in Fig. 1 .  has been used, in which a polysilicon layer of n grains is 
supposed to contact a single crystal silicon: an interfacial oxide in 
between the two layers is considered. 
The model described in reference [2] has been followed. According 
to it,  and considering an n p u  transistor, the ratio of the minority 
carrier concentration in grain boundary ( i - 1) to the concentration 
in grain boundary ( i )  can be written as shown in Table I. As can 
be seen three cases are possible: odd and even values of ( i )  and 
the last possible value for ( i ) ,  namely i = 211 + 2, where the 
interfacial oxide is located. In Table I, S,I, is the grain boundary 
recombination velocity, SI is the recombination velocity at the 
interfacial oxide-silicon boundary, D,,, . r,,, . Ll,r are the polysilicon 
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grain diffusion constant, lifetime and diffusion length respectively d ,  
is the polysilicon grain thickness. Tgt, is a constant which relates the 
current through a grain boundary to the difference of minority carrier 
concentration at the two edges of the grain boundary. TI is the same 
constant but related to the interfacial oxide and depends on the oxide 
thickness and on the potential barrier for holes as shown in Table I 
as taken from [2]. 
In Table I equations for the parameter S ( i )  applying to every of the 
three cases are also shown. S( i )  is an effective recombination velocity 
which relates linearly at each location ( i )  the current density, J ( i )  
to the minority carrier concentration p (  i): 
J ( i )  = y S ( i ) p ( i ) .  (1) 
The excess minority camer charge, Q P ,  stored into the polysilicon 
can be calculated by integrating the excess carrier distribution p ( s ) :  
%=odd 
In (2) the charge stored in the grain boundaries is neglected. 
Solving the diffusion equation inside a polysilicon grain and then 
integrating the minority carrier distribution between grain boundaries 
it follows that, the stored charge is given by 
21,-1 
013 = TpTp, 5 .1(7n) - c J ( i ) .  (3) 
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The charge stored in the single crystal part of the emitter, Q s  is now 
required. We have calculated, in a previous work, [ 3 ]  an analytical 
solution for Q.: 
(4) 
where .\;., is the effective doping concentration and D is the 
minority carrier diffusion constant in the single crystal emitter. In the 
derivation of (4) the quasi-neutral emitter is assumed to be transparent 
~41. 
Dividing now Q P  by Q 5 ,  
2 1 e- ,,L=e”e,l i=odd - 
( 2 5  J(211 + 2)F(21,  + 2) .  
where F(211 + 2 )  is the term inside the brackets in (4). 
Applying (1  j to J (  0 ,  J (  m )  and J(211 + 2 )  it follows 
,=odd 
In (6) the carrier concentration ratios can be easily calculated using 
the equations summarized in Table I. 
The emitter delay time can then be calculated 
where mi is the single crystal emitter delay time and mp is the 
polysilicon emitter delay time. 
111. RESULTS 
We have used (7) above to compute the values for the charge ratio 
in a polysilicon emitter bipolar transistor in which the thickness of 
the interfacial oxide, the number of grains and the thickness of the 
polysilicon have been varied. A gaussian emitter and base profiles 
have been used with several junction depths. Bandgap narrowing and 
mobility values have taken from [5] and [6]. Typical values for the 
parameters involved in the equations have been taken as follows [7]: 
T&l, = 5.2 x IO“ cm/s, S81, = 7.5 x I IY cm/s, SI = 1.5 x IO:’ 
cm/s, 3 = 7.9 x 10‘ cm/s, (1% = 1000 A, D,I, = 3.43 cm’/s, 
~ ~ 1 ,  = 1.66 x 
In Fig. 2 the effect of varying the single crystal emitter depth 
and the interfacial oxide thickness is summarised. Polysilicon emitter 
bipolar transistors with several values for the emitter depth have been 
simulated assuming the same base-collector junction depth (150 nm) 
and the same polysilicon thickness (200 nm). The results in Fig. 2 
are given as contour plots of constant values for the Ratio QEP/QES 
ranging from 12 to 0.25, for various interfacial oxide thicknesses 
(from 0 A to 6 A) and various single crystal emitter thicknesses 
(from 10 nm to 70 nm). 
The results shown in Fig. 2 indicate that the charge partition in 
polysilicon emitters can be quantified and that the ratio of charge 
stored into the polysilicon to the single crystal emitter can take values 
ranging from 0.25 for the thicker emitters and the thicker interfacial 
s, L,!, = 6 x IO-“ cm \I, = 1 eV. 
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Fig. 2. Contour plots of polysilicon to single crystal silicon charge ratio for 
different values of single crystal emitter junction depth and interfacial oxide 
thickness. The collector-base junction depth is 150 nm. 
oxide to 12 for the thinner emitters and the thinner interfacial oxide 
layers. For the same value of the single crystal emitter layer depth 
the charge into the polysilicon is drastically reduced as the interfacial 
oxide thickness is increased. For the same value of the interfacial 
oxide thickness, the charge into the polysilicon is also reduced as the 
single crystal emitter depth is increased. 
The results shown indicate that the speed of polysilicon emitter 
bipolar transistors, will be increased not only by downscaling the 
single crystal emitter depth but also by a careful consideration of the 
parameters of the polysilicon layer itself. 
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